Thesis on Viterbi Decoder design using FPGA?
Answer:
Verilog , no question.
You will have a much easier time with verilog.
VHDL constructs are too hard to work with for a newbie.
I would also be interested in seeing how you progress.
I am willing to advise you further as you get deeper into
the project.
The answers post by the user, for information only, FunQA.com does not guarantee the right.
More Questions and Answers: